## PATENT APPLICATION

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Calder et al.

Serial No.:

10/659,066

Conf. No.:

3820

Filed:

September 9, 2003

For:

METHOD AND APPARATUS

JUL 2 2 2005

FOR IDENTIFYING SIMILAR REGIONS OF A PROGRAM'S

EXECUTION

Art Unit:

2191

Examiner:

Steelman, Mary J.

I hereby certify that this paper is being deposited with the U.S. Postal Service as EXPRESS MAIL in an envelope addressed to Mail Stop AMENDMENT, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date.

July 22, 2005

Date

INFORMATION DISCLOSURE STATEMENT

Mail Stop AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This IDS is submitted under 37 C.F.R. §1.97(b) within either of the following time periods, whichever occurs

- (a) within three months of either the filing date of the national application or the date of entry into the national stage; or
- before the mailing date of first office action on the merits (i.e., not including actions such as restriction requirements).

Applicant(s) submit herewith Form PTO-1449 (Information Disclosure Citation) together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 C.F.R. §1.56. Applicant(s) respectfully submit that the citation of any reference on Form PTO-1449 does. not constitute an admission that the reference qualifies as prior art.

It is requested that the information disclosed on the enclosed Form PTO-1449 be made of record in this Application.

The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R. §§1.16-1.17, or to credit any overpayment, to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.

Customer No. 24978

July 22, 2005

300 South Wacker Drive

**Suite 2500** 

Chicago, Illinois 60606

Telephone:

(312) 360-0080

(312) 360-9315 Facsimile: P:\DOCS\0321\68199\9B8697.DOC

Respectfully submitted, GREER, BURNS & CRAIN, LTD.

Arik B. Ranson

Registration No. 43,874

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office (Patent and Trademark				Attorney Docket No.: 1201.68199		Serial No.: 10/659,066		
			Applicant: Calder et al.					
U.S. PATENT DOCUMENTS  Evapoiner				Filing Date: September 9, 2003 Group: 2191				
U.S. PATE	NT DOCUMENTS	OF & TRI	DEMARKO					
Examiner Initial*	Document Number Date		Name	Class	Subclass	Filing Date If Appropriate		
•								
FOREIGN	PATENT DOCUMENTS		1					
						Translation		
	Document Number	Date	Country		Class	Subclass	Yes	No
	Bocument (Valloc)	Dute	Country	· · · · · · · · · · · · · · · · · · ·	Ciuss	Subclass	1 40	
4		:						
					-			
OTHER DO	OCUMENTS (Including Aut			er-Aware Control Specula	tion Thurs	vah Calaati	Thus	++1in ~ ''
				on High-Performance Cor				
				unoglu, A., Dwarkadas, S.,				
	Microarchitecture, pp.		-	e Processor Architectures	, 22 Int	ernational	Sympos	ium on
	Barnes, R.D., Nystror	n, E.M., Mer	ten, M.C., H	wu, W.W., "Vacuum Pacl	cing: Extra	cting Hard	lware-D	etected
	Program Phases for P 2002.	ost-Link Opt	imization," 3.	5 <sup>th</sup> International Symposiu	ım on Mic	roarchitect	ure, De	cember
				al Management for High				ors," In
				Computer Architecture (H.H., Bose, P., "Energy Effi				n Fetch
	and Issue," 30th Annua	al Internation	al Symposiur	n on Computer Architectu	re, June 2	003.		
	Dhodapkar, A., Smith Microarchitecture, 200	•	aring Progran	n Phase Detection Technic	jues," Proc	of the Int.	Sympos	sium on
Examiner	1	·	Date	: Considered				
*Examiner:				ot citation is in conformance wi				

			<del></del>	<del>,</del>					
Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office  INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				Attorney Docket No.: 1201.68199		Serial No.: 10/659,066			
				Applicant: Calder et al.					
				Filing Date: September 9, 2003		Group: 2191			
U.S. PATE	NT DOCUMENTS								
Examiner Initial*	Document Number Date			Name C		Class Subclass	Filing Date If Appropriate		
				***				···	
•									
,									
,									
				-					
FOREIGN	PATENT DOCUMENTS		<u> </u>						
							Translation		
,	Document Number	Date	Country	· ·	Class	Subclass	Yes	No	
-									
OTHER D	OCUMENTS (Including Aut	hor Title Date	Pertinent Page	s. Etc.)		I			
	Dhodapkar, A.S., Smi	th, J.E., "Ma	naging Multi	-Configuration Hardware v			g Set An	alysis,"	
				chitecture (ISCA 2002), Ala niam, R., Albonesi, D.H., D			ar G. N	lagklis	
	G., Scott, M.L., Integr	rating Adapti	ve On-Chip S	Storage Structures for Redu	ced Dyna	mic Power			
				oilation Techniques, Septentieved from the Internet June					
				Adaptation of Processors: A			Reducti	on," In	
	30 <sup>th</sup> Annual Internation	nal Symposi	um on Comp	uter Architecture, June 200	3.				
	Lafage, T., Seznec, A., "Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream," In Workload Characterization of Emerging								
				ptember 2000, pp 149-163.					
Examiner			Dat	e Considered					
*Examiner				not citation is in conformance wild dered. Include copy of this form					

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office  INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				Attorney Docket No.: 1201.68199		Serial No.: 10/659,066			
				Applicant: Calder et al.					
				Filing Date: September 9, 2003 Group: 2191					
U.S. PATI	ENT DOCUMENTS								
Examiner Initial*	Document Number Date			Name C		Class Subclass		Filing Date If Appropriate	
<del> </del>						-			
			-						
•									
						,			
			<u> </u>						
FOREIGN	N PATENT DOCUMEN	L √TS	I			<u> </u>	L		
						Translat	ion		
	Document Numb	per Date	Country		Class	Subclass	Yes	No	
								·	
Ą									
OTHER D	OOCUMENTS (Includi	ng Author, Title, Date	Pertinent Page	s, Etc.)					
				nhaal, J.C., Hwu, W.W., "A e Optimization," 26th Inte					
	Architecture, pp	. 136-147, May 19	99.	-					
	Sherwood, T., C. 1999, pp. 1-16.	alder, T., "Time V	arying Behav	vior of Programs," UCSD	l echnical F	Report, CS	99-630,	August	
	<u> </u>	ucsd.edu/~calder/p		c Block Distribution Ana	lycic to Fir	nd Pariodi	- Rehay	ior and	
	Simulation Poin	ts in Applications,	" Proceeding	s of the International Conf	ference on	Parallel Ar	chitectu	res and	
	1 1 4	Techniques (P. lder/papers/PACT	ACT 200 -01-BBDA.p	**	Barcelona,	Spain.	http:/	//www-	
	Sherwood, T., I	Perelman, E., Han	nerly, G., Ca	lder, B., "Automatically (					
				onal Conference on Arch S 2002), October 2002.					
	cse.ucsd.edu/-ca	Languages and Operating Systems (ASPLOS 2002), October 2002, San Jose, California. http://www-cse.ucsd.edu/-calder/papers/ASPLOS-02-SimPoint.pdf							
				e, J., "Smarts: Acceleratin nternational Symposium o					
Examiner	1_1			e Considered	•				
*Examine	er: Init			not citation is in conformance w dered. Include copy of this forr					

						T			
Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office				Attorney Docket No.: 1201.68199 Serial No.: 10/659,0			66		
INFORMATION DISCLOSURE CITATION				Applicant: Calder et al.					
(Use several sheets if necessary)				Filing Date: September 9, 2003			Group: 2191		
U.S. PATE	NT DOCUMENTS								
Examiner Initial*							Filing		
initiai	Document Number	Date	<del> </del>	Name	Class	Subclass	If Appr	opriate	
			<u> </u>						
				****					
•									
7									
-;									
			<u> </u>			<u> </u>	<b></b>		
FOREIGN	PATENT DOCUMENTS		<u> </u>		<del></del>	г	1		
							Translation		
	Document Number	Date	Country		Class	Subclass	Yes	No	
- <u>%</u>			<del>-</del>						
		<u> </u>	<u> </u>						
	-		<u> </u>			ļ <u>.</u>		<del></del>	
<u> </u>			ļ. <u> </u>			ļ			
OTHER D	OCUMENTS (Including Aut	hor, Title, Date	, Pertinent Page	es, Etc.)					
				Configurable Cache Archi	itecture for	Embedded	Systems	s," 30 <sup>th</sup>	
				Architecture, June 2003. eney, Peter F., "Phase Shif	Detection:	A Problem	Classific	ation."	
	IBM Research Report	t, ÎBM T.J. W	Vatson Resea	rch Center, Hawthorne, N	JY, August	4, 2003.		,	
				Brad, "Transition Phase C		and Predi	ction," 1	1 <sup>th</sup> Int.	
ŀ		odapkar, Ash		rchitecture, February 200 ynamic Microarchitecture		Viá Co-D	esigned	Virtual	
	Duesterwald, Evelyn,	Cascaval, Ca		las, Sandhya, "Characteriz erence on Parallel Archit					
*Examiner				not citation is in conformance of dered. Include copy of this for					